Testable design of a heterogeneous SoC for biomedical applications by Zhang, Xiao





Microfluidic biochips are becoming more and more popular in biomedical
laboratory and also industry. Different from the continuous-flow microflu-
idic systems, a new generation of microfluidic biochips, referred to as dig-
ital microfluidic chips, has evolved over time and it offers advantages such
as on-line reconfiguration and fault-tolerant operation. The principles be-
hind the digital microfluidic chips were known as electrowetting-on-dielectric
(EWOD). This research aims to realize a target application: peptide synthe-
sis on a micro device. Our new approach uses a heterogeneous SoC which
is designed by combining the digital microfluidic chips and peripheral elec-
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1.1 Small is the Trend
In the past decade, miniaturization have player a very important role in
the field of fluidics and its importance is still growing. The new gener-
ation of microfluidic devices has the advantage of shorter detection time,
high throughput and reduction on energy and reagents consumption. Also,
it enables the possibility to produce portable devices for on-site use. This
trend has led to a whole new era, namely the Micro Total Analysis Systems
(uTAS)[1]. This resulted in a new group of microsystems, interchangeably
referred to as microfluidic biochips, lab-on-a-chip and bioMEMS in litera-
ture.
1.2 Goal of Research
This project aimed to combine the digital microfluidic chips with necessary
microelectronics and integrate the system as a heterogeneous SoC (system
on chip). This SoC was targeted for biomedical applications, specifically for
peptide synthesis. The routing capabilities of the system, such as flexibility,
speed of operation, testability and reliability, were investigated.
1.3 Research Flow
Tasks in the project were divided into the steps as shown in the Research
Flow Diagram in Figure 1.1. First of all, the digital microfluidic chip was
designed and processed. It features an electrodes cross arrangement which
will make the droplet merging and splitting operation possible. Then the
processed chip was tested by manual experiments to examine whether the
droplets can be transported by electrical signals1 applied to the control
1The amplitude of the signals is lower than 120V, which is the highest voltage the
DMOSFET driver circuit can provide.
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electrodes. A modification of the chip structure and the processing flow were
repeated until the droplets could be manipulated by the control signals.
After that electrical specifications of the control signals could subse-
quently be identified and the DMOSFET driver circuit was designed accord-
ingly. Meanwhile, an embedded system was developed on an Altera FPGA
board with Nios II processor, I/Os and necessary memory. The routing al-
gorithms for transporting droplets to proper positions along a certain path
were studied and the digital control logic was programmed in C language. A
state machine was designed and together with the control logic codes, they
were programmed into the flash ROM of the embedded system. The em-
bedded system and its software were co-verified. An example bio-protocol
for peptide synthesis was linked to the control software and proper control
signals were generated.
The embedded system and the DMOSFET driver circuit were combined
in the final testing stage. The microfluidic chip were also connected to the
system as a proper load.
1.4 Report Organization
Chapter 2 covers the background information of microfluidic biochips; the
fabrication process of the microfluidic chip used in this project is discussed
too. Chapter 3 introduced a biomedical application being peptide synthe-
sis. The feasibility to synthesize peptides on chip is discussed in detail. In
chapter 4, the concept of a heterogeneous SoC is explained combining mi-
croelectronics and microfluidics. A discrete system has been designed to
meet the requirements of our peptide synthesis application. Diagram and
operation of the system are treated. Chapter 5 and 6 explain the design of
the software and mix-signal part in this project. Experimental results of the
final system are given in chapter 7. In chapter 8, ideas about how to port
the discrete system onto an SoC are explored and chapter 9 discusses the
testability of the system.
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Early biochips were based on the concept of a DNA microarray, which is a
piece of glass, plastic or silicon substrate on which pieces of DNA have been
affixed in a microscopic array. Scientists use such chips to screen a biologi-
cal sample simultaneously for the presence of many genetic sequences. The
affixed DNA segments are known as probes. Thousands of identical probe
molecules are affixed at each point.The basic idea of microfluidic biochips
is to integrate all necessary functions for biochemical analysis onto one chip
using microfluidics technology. These Micro Total Analysis Systems (uTAS)
are more versatile and complex than microarrays. Integrated functions in-
clude microfluidic assay operations and detection, as well as sample pre-
treatment and preparation. So far there are two different generations of
microfluidic biochips, namely continuous-flow biochips and droplet-based
microfluidic biochips. The so-called first generation microfluidic biochips
were based on continuous liquid flow through fabricated microchannels, and
they were designed for simple biochemical analyses or assays[2][3]. Re-
cently, a second-generation paradigm has emerged that manipulates liquids
as discrete nanoliter droplets[4][5]. Following the analogy of digital elec-
tronics, this technology is referred to as digital microfluidics. In contrast to
continuous-flow biochips, digital microfluidic biochips offer a scalable system
architecture based on a two-dimensional microfluidic array of identical basic
cells. Since each droplet (or groups of droplets) can be controlled indepen-
dently, these “digital” systems also have dynamic reconfigurability, whereby
groups of cells in a microfluidic array can be reconfigured to change their
functionality during operation. Due to their inherent properties of dynamic
reconfigurability and architectural scalability, digital biochips can be used
as programmable “microfluidic processors”, especially for massively parallel
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Figure 2.1: Principles of electro-osmotic flow
DNA analysis, automated drug discovery, and real-time biomolecular detec-
tion.
2.1.1 Analog Microfluidic Devices
The first generation of microfluidic biochips contained permanently-etched
micropumps, microvalves, and microchannels. Their operation was based
on the principle of continuous fluid flow. Actuation of liquid flow is im-
plemented in such devices either by external pressure sources, integrated
mechanical micropumps, or by electrokinetic mechanisms[2][3]. For exam-
ple, electro-osmosis is a commonly-used electrokinetic method, which refers
to the motion of an ionic fluid solution by means of an electrical field. As
shown in Figure 2.1, a double layer of ions, consisting of a compact im-
mobile layer and a mobile diffuse layer, is formed in the liquid sandwiched
between two glass plates[6]. If an electric field is applied parallel to the
liquid-solid interface, mobile charges in the diffuse layers are moved, and as
a consequence dragging the liquid with them.
In order to control the electro-osmosis flow, an actuation mechanism
working with external electric fields was already developed in the beginning
of 1990s and was afterwards referred to as flow-FET (Figure 2.2a). The name
results from its working principle that is comparable to that of the solid-state
field-effect transistor (FET) in integrated circuits, where an electric current
is manipulated by a perpendicular field generated by a third electrode or
gate electrode[7]. See Figure 2.1b[8].
Continuous-flow systems are adequate for many well-defined and simple
biochemical applications, but they are unsuitable for more complex tasks
requiring a high degree of flexibility or complicated fluid manipulations
[2][3]. These closed-channel systems are inherently difficult to integrate
and scale because the parameters that govern the flow field (e.g., pres-
sure, fluid resistance, and electric field) vary along the flow-path, making
the fluid flow at any one location dependent on the properties of the entire
system. Moreover, unavoidable shear flow and diffusion in microchannels
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(a) The flow-FET device
(b) The flow-FET cross-section profile
Figure 2.1: The flow-FET device
makes it difficult to eliminate intersample contamination and dead volumes.
Permanently-etched microstructures also lead to limited reconfigurability
and poor fault tolerance capability. Therefore, the fabrication of complex
yet reliable continuous-flow biochips remains a major technical challenge.
2.1.2 Digital Microfluidic Devices
Lippmann[9] recognized over a hundred years ago that an externally added
electrostatic charge may significantly modify the capillary forces at an in-
terface. Introduced to the MEMS community first by Matsumoto and
Colgate[10], the notion of electrical control of surface tension, i.e., electro-
capillary or electrowetting, is quite attractive for microdevices because of its
inherent effectiveness in microscale and simplicity in implementation. This
principle was also reported valid in the configuration where the electrode is
covered with a thin insulating film , as illustrated in Figure 2.2(a). When
an electric voltage is applied, the electric charge changes free energy on the
dielectric surface, inducing a change in wettabilty on the surface and contact
angle of the droplet [Figure 2.2(b)]. This phenomenon, which was named
electrowetting on dielectric (EWOD), has an excellent reversibility1 with
many kinds of dielectric layers compared to the conventional electrowetting,
where liquids contact the conductive surface directly.
1The contact angle of the droplet changes when a voltage is applied on it and reverses
when the voltage is withdrawn. This process can be repeated for thousands of times
proven by experiments.
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Figure 2.2: Principle of electrowetting on dielectric (EWOD). (a) Schematic
configuration. (b) Pictures of basic EWOD demonstration (droplet volume
is about 5 µl)[11]
With the principle of EWOD, the concept of digital microfluidic biochips
is introduced. The basic cell of an EWOD-based digital microfluidic biochip
consists of two parallel glass plates, as shown in Figure 2.3(a). The bottom
plate contains a patterned array of individually controllable electrodes, and
the top plate is coated with a continuous ground electrode. All electrodes
are formed by optically transparent indium tin oxide (ITO). A dielectric
insulator, i.e. parylene C, coated with a hydrophobic film of Teflon AF, is
added to the top and bottom plates to decrease the wettability of the surface
and to add capacitance between the droplet and the control electrode. The
droplet containing biochemical samples is sandwiched between the plates. A
filler medium such as silicon oil can be added so that the droplet can travel
smoother than in open air environment. The droplet size is sufficiently large
to completely cover a single control electrode and slightly overlap the adja-
cent electrodes. In order to move a droplet, a control voltage is applied to
an electrode adjacent to the droplet and at the same time the electrode just
under the droplet is deactivated. The EWOD effect causes an accumulation
of charge in the droplet/insulator interface, resulting in a interfacial tension
gradient across the gap between the adjacent electrodes, which consequently
causes the transportation of the droplet. By varying the electrical potential
along a linear array of electrodes, electrowetting can be used to move nano-
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Figure 2.3: (a) Basic cell used in an EWOD-based digital microfluidic
biochip; (b) a two-dimensional array for digital microfluidics[12]
liter volume liquid droplets along this line of electrodes. The velocity of the
droplet can be controlled by adjusting the control voltage (0 ∼ 90 V), and
droplets can be moved at speeds of up to 20 cm/s[12]. Droplets can also
be transported, in user-defined patterns and under clocked-voltage control,
over a two-dimensional array of electrodes shown in Figure 2.3(b) without
the need for micropumps and microvalves.
By using discrete unit-volume droplets, a microfluidic function can be
reduced to a set of repeated basic operations, i.e., moving one unit of fluid
over one unit of instance. This “digitization” method facilitates the use
of a hierarchical and cell-based approach for microfluidic biochip design.
In this scenario, a large-scale integrated digital microfluidic biochip can be
constructed out of repeated instances of well-characterized cells in the same
way that complex VLSI circuits may be built upon well-characterized tran-
sistors. Moreover, the constituent microfluidic cells, referred to as microflu-
idic modules, can be reorganized at different levels of hierarchy to support
biochemical applications of various scales.
2.2 Microfluidic Chip Design and Processing
As a starting point of this project, a simple microfluidic chip layout was
designed for the following experiment. The chips were processed on 4 inch
standard CMOS (Complementary Metal Oxide Semiconductor) wafers from
NXP2 in the cleanroom of MESA+ of the University of Twente.
It was proven that the electric potential required to generate a certain
contact angle change can be reduced by using a thin dielectric layer or a
high dielectric-constant layer [5]. Following this idea, a thin dielectric layer
of 1000 nm Teflon and a “sandwich structure” for insulation with 400 nm
2The former Philips Semiconductors Company.
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Figure 2.4: Microfluidic chip design overview
SiO2 and 600 nm Si3N4 was made. This thickness of dielectric layer ensured
a controlling voltage of about 50∼60V.
Figure 2.4 shows an overview of the designed microfluidic chip. Figure
2.5 illustrates a section view of the chip structure. For the control electrodes
(the yellow blocks), 1×1 mm chromium plates with a height of 100 nm
was patterned on silicon dioxide by wet etching3. The spacing between
two control electrodes was 20 µm. For the dielectric layer (the blue layer),
200 nm SiO2, 600 nm Si3N4 and again 200 nm SiO2 was deposited PECVD
(Plasma Enhanced Chemical Vapor Deposition). After that, a 1000 nm
Teflon AF layer was spin-coated on the dielectric layers. This Teflon layer
serves as both a hydrophobic layer to support the droplets as well as an
extra dielectric layer. A transparent and conductive ITO (indium tin oxide)
glass plate (the grey block in Figure 2.5) was used as the ground electrode
covering the whole area of the microfluidic chip. The bottom side of the
3Details of the processing flow can be found in Appendix A
12
Figure 2.5: Biochip structure cross-section view
Figure 2.6: Microelectrode Array
ITO plate was also coated with 200 nm Teflon AF to make the surface
hydrophobic. A spacer, made of double-stick tapes, was used to define the
gap between the top and bottom plates in the parallel- plate channel; there
was no side wall defining a channel. Liquid was placed and squeezed in the
gap space between the substrate and the glass cover. The spacing in between
was about 150 µm; this spacing defines the droplet height.
Different from previous designs of other institutes, a pair of sensing elec-
trodes made of platinum were integrated onto the microfluidic chip. See
Figure 2.5. The sensing electrode height was 200 nm with the top surface
being 50×50 µm square. This is a similar design as the Microelectrode Ar-
ray (MEA, Figure 2.6)4 used by some Companies such as QinetiQ (UK)
for biomedical applications. The sensing electrode pair ensured that some
4Product of Multi Channel Systems MCS GmbH, Germany.
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(a) Electrodes and wiring on the mi-
crofluidic chip
(b) Droplet on the microfluidic chip
Figure 2.7: Microfluidic chip photo
(a) Chip on PCB (b) Wire bonding connection
Figure 2.8: Microfluidic chip connected on PCB
detection and monitoring functionality of the bio-materials in the droplets
can be accomplished on the microfluidic chip[13].
After processing, dies (prototype of the microfluidic chip without packag-
ing) were cut down from the wafter (see Figure 2.7). The chip was fastened
on a PCB and the edging electrodes were wire bonded to larger metal pads





3.1 Proteins, Peptides and Amino Acids
Proteins are present in every living cell and possess a variety of biochemical
activities. They appear as enzymes, hormones, antibiotics, and receptors.
They compose a major portion of muscle, hair, and skin. The building
blocks of proteins are amino acids. One protein molecule is often made of
thousands of amino acids arranged in a linear chain. Although the quantity
of amino acids is large, only 20 types of them are relevant to make up the
mammalian proteins.
The accurate definition for a peptide is still a debate. Generally a peptide
refers to a chain of amino acids in a defined order. The distinction between
proteins and peptides is that proteins are longer and have to have some sort
of biological function in the body while peptides are shorter1. Figure 3.1
illustrates protein, peptide and amino acid in a graphical way.
Peptides play a crucial role in body health of mankind and are the key
to suppress various diseases such as hepatitis, immunodeficiency and SARS.
Consequently, scientists have been very interested in synthesizing them in
the laboratory. This interest has developed into a major synthetic field
known as Peptide Synthesis. The major objectives in this field are four-fold:
• To verify the structure of naturally occurring peptides
• To study the relationship between structure and activity of biologically
active protein and peptides and establish their molecular mechanisms.
• To synthesize peptides that are of medical importance such as hor-
mones and vaccines.
1One convention places an informal dividing line at approximately 50 amino acids in
length.
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(a) A protein (b) A peptide (c) An amino acid
Figure 3.1: Structure overview
Figure 3.2: Amino acid coupling
• To develop new peptide-based immunogens.
3.2 Peptide Synthesis Strategy
The basic principle for amino acids forming a peptide is that two amino
acids are linked by a peptide bond (also referred as “amide bond”). This
process is usually called “peptide coupling”. New amino acids are added
to the formed chain until the peptide is fully structured. The fundamental
chemical formula of peptide coupling is shown in Figure 3.2.
In the peptide synthesis industry, one main stream technique nowadays
is the Solid Phase Peptide Synthesis (SPPS) method[14]. A detailed expla-
nation of this technique is given in Appendix B. The SPPS flow as well as
all the necessary chemical reagents needed in each step are summarized as
in Figure 3.3.
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Figure 3.3: Practical peptide synthesis flow
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Figure 3.4: A peptide synthesizer (MultiSyntech, Germany)
3.3 Peptide Synthesis in a Digital Microfluidic De-
vice
3.3.1 Reasons to Consider a Chip Implementation
Conventionally, peptide synthesis is carried out with dedicated peptide syn-
thesis machines, such as the one in Figure 3.4. These machines have been
serving in industry for quite some years; however they suffer from several
problems too. The essential problem with this type of equipment is the high
cost on purchase and maintenance, often rating tens of thousand of euros.
If the same peptide synthesis process can be realized on chip, the cost will
probably drop by 3 orders, which is quite attractive for small and medium
size companies or institutes.
Moreover, the synthesis process in the traditional equipment was often
difficult to monitor. Offline observation, such as using UV (Ultra Violet)
light, is regularly necessary in order to examine the progress of reaction. Yet
this problem is fairly likely to be solved if the reactions take place on chip
because sensing electrodes can be integrated into the microfluidic chip. By
applying an appropriate detection method, such as conductivity measure-
ment, the status of contents in the droplet will be recognized and thus can
give indication with regard to the reaction progress. This information can
then be used for adjusting the reaction time or supplying necessary reagent
to realize a feedback control.
Last but not least, in the traditional peptide synthesis course, all reac-
tions take place in normal tubes that are a lot larger as compared to the
volume of reagents. And normally six times of washing is necessary in each
washing step, so the reagent consumption is quite large. In contrast, if the
synthesis process is arranged on the microfluidic chip, reagents will be con-
sumed in microliters volume thus the expensive reagents can be utilized a
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Figure 3.5: The benefits to do peptide synthesis on a microfluidic chip
lot more efficiently. Also, the reaction time in each step is assumed to be
much less, for example from hours to minutes, than the traditional way be-
cause the reaction will happen in a micro-scale. The advantages of using a
digital microfluidic chip platform for peptide synthesis are summarized in
Table 3.5.
3.3.2 Reagent Droplet Examination
The first step to port the industrial peptide synthesis into a digital microflu-
idic chip is to examine the droplets of the reagents required in the synthesis
process. It is obvious that the peptide synthesis flow in Figure 3.3 cannot
be fully realized in a chip unless all the necessary reagents’ droplet can be
manipulated in the digital microfluidic chip. Therefore, an examination of
the reagents involved in peptide synthesis becomes essential.
A quantitive way to determine whether the droplet of a certain type of
liquid is suitable or not to be manipulated in the digital microfluidic chip
by the EWOD principle is to measure the change of the contact angle of
the liquid’s droplet with the hydrophobic surface when an external voltage
is applied to it. The contact angle was defined as the “θ” angle in Fig-
ure 2.2 (a). In the measurement, we used a setup similar to the one in
Figure 2.2 (b) and applied proper voltage signals with respect to various
reagents’ droplet. The droplet movement was captured by a video camera
and the change of the contact angle of the droplet was analyzed by software.
In principle, the larger the change of the contact angle the easier the droplet
of a certain chemical agent can be manipulated. The reagents concentration
was all 0.25M. Measurement results are shown in Figure 3.6.
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(a) Applying signals of same frequency and different voltage amplitude
(b) Applying signals with the same voltage amplitude and varying frequency
Figure 3.6: Contact angle change measurement results (unit: degree)
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In a “chip version” of a peptide synthesizer, various amino acids can be
resolved in DMF (N,N-Dimethylformamide) or NMP (N-methylpyrrolidinone)
base solutions whose droplets will function as the basic transportation medium.
It can be concluded from the measurement results (a) and (b) that larger
voltage amplitude and lower signal frequency lead to larger contact angle
change. Particularly, the frequency of the control voltage has a major in-
fluence on the contact angle change. For example, when 5KHz AC signal is
applied to the droplet of DMF with amino acid LYS solved in it, its con-
tact angle barely changed despite change of the amplitude of the signal.
Whereas when the control signal frequency is lowered to 1KHz, the con-
tact angle change is obvious (12 degrees). However, signals with too low
frequency or too large amplitude will more likely lead to a breakdown of
the insulating layer on the microfluidic chip. Therefore, a tradeoff is impor-
tant when determining the control signals parameters; sometimes choices
can only made according to experiences from experiments. Practice proved
a 1KHz square wave signal is suitable for controlling most reagents’ droplet.
Another method to determine whether or not the droplet of a certain
reagent can be transported in the digital microfluidic chip is to examine its
conductivity. Droplet of well conductive liquids such as regular acid or alkali
solution can usually be well transported. This statement was also proved
true by our experiments. Droplets of TFA (a weak acid for peptide chain
cleavage from the substrate) and NaOH for instance have been successfully
manipulated in the digital microfluidic chip.
In conclusion, all the chemical reagents necessary in the peptide synthesis
flow are suitable for operation in a digital microfluidic chip when a proper
actuation voltage is applied.
3.3.3 Basic Idea about Peptide Synthesis in Chips
In the SPPS process, the first amino acid has to be fixed onto a solid sur-
face. In the conventional way, polymer balls were placed into tubes as the
substrates. While in the “chip version” of peptide synthesizer, the surface
of the top plate can be modified by technology to make it polymer-like and
porous to hold the first amino acid. This way the peptide will actually grow
on the bottom of the top plate of the device. Thus one feasible way to col-
lect the synthesized peptides is to take away the top plate with the products
already on it since the top plate of the microfluidic chip is easily removable.
When the first amino acid of the required peptide chain has been im-
mobilized, droplets of DMF with piperidine will be transported along an
available path2 to the zone where the first amino acid is affixed. The Fmoc
deprotection will take place and make the first amino acid ready for coupling
with the second amino acid. The droplet of DMF solution containing the
2This path is determined according to the run-time condition (e.g. the positions of
other droplets) of the microfluidic chip and can be dynamically reconfigured.
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Figure 3.7: Peptide synthesis as implemented on a digital microfluidic chip
second amino acid will be merged with droplets of DMF with HBTU to make
the second amino acid active for coupling too. Then the coupling reaction of
the first and the second amino acid will take place and the peptide chain will
grow when more amino acids are added. Waste material from the reaction
will be in the DMF droplet and can be transport to a waste tank at the edge
of the microfluidic chip. The process is partly illustrated in Figure 3.7; two
amino acids droplets are transported to the reaction spot in turn. Detailed
methods about e.g. how the droplets are transported and how the merging





4.1 Heterogeneous SoC Concept
The nearly boundless transistor capacity available for advanced integrated
circuits (IC) gave birth to an electronic system design revolution. From the
physical point of view, a large number of transistors allows the integration of
very complex systems into one single die. Such systems can be hybrid analog-
digital circuits with different elements such as processors, memories and
mixed-signal components. This technique presents many desirable features
like low power consumption, small size and light weight, and low cost for
large volumes. Such a system is called System-on-a-Chip (SoC).
Besides its major impact in the traditional electronic circuit domain, SoC
is currently becoming a driving force for convergence of various technologies.
MEMS and chemical sensors, electro-optical device and electro-biological
components were subsequently integrated on chip in recent years. The 2003
ITRS edition [15] highlights the importance of these heterogeneous systems
and emphasizes the fact that introduction of new technology solutions is
increasingly application-driven, with products for different markets making
use of different combinations of technologies at different times.
As mentioned in Chapter 1, the main goal of this project is to build a
heterogeneous SoC for peptide synthesis. Yet before arranging everything on
chip, it is worthwhile to build a prototyping system with discrete components
for verification of the system working mechanisms and optimization of design
parameters such as the thickness of insulating layers of the microfluidic
chip or the amplitude of the control signal applied on the electrodes of the
microfluidic chip. Due to the limited time schedule, we mainly focused
on building and testing the prototyping system so far. Porting the whole
discrete system onto an SoC is feasible and will be discussed in Chapter 8.
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Figure 4.1: System diagram
4.2 System Components
A block diagram of the peptide synthesis system is shown in Figure 4.1. The
system consists of two major parts: the microfluidic part and the electronic
part. For the microfluidic component, the device mentioned in 2.2 will be
utilized.
The electronic part of the system includes a small embedded system (the
digital part), DMOSFET driver circuitry (the mixed-signal part) and some
sensing electronics (not covered in this report). The embedded system is
initially implemented on an Altera FPGA Board (Cyclone Edition) consist-
ing of a NIOS II processor 1, 1 Mbyte of SRAM for programs and 16 Mbyte
flash memory for data and software codes’ storage. For communication pur-
poses, an external device such as a PDA (Personal Digital Assistant) can
send user specific data to the system via Bluetooth for example. The output
of the embedded system, 16 bits parallel I/O ports, are available which are
connected to the DMOSFET driver (DMOS transistor level shifter) circuit.
Each DMOS transistor level shifter output pin is bonded to one metal pads
of the PCB which holds the prototyping microfluidic chip, an electrode on
the chip is accessible via the metal pad (see Figure 2.8).
1The processor can run as fast as 50MHz when implemented on FPGA.
24
4.3 System Function and Control Signal Specifi-
cations
In the case of the peptide synthesis application, a specific bio-protocol will
be used as an input library for the system, in which the types of amino acids
and their quantity will be specified; reaction flow and how long each reaction
lasts will also be indicated. Together with the “status library” 2, routing
paths of all droplets with various biologic contents will be determined. The
routing information will be stored in the flash memory of the embedded
system.
After that, the operating system (OS) running on the embedded system
will fetch the routing information from the memory and activate the parallel
I/Os in a right order. When one I/O pin is activated, it outputs a 3.3V high
level voltage signal. When deactivated, a 0V signal will be generated. (VC
in Figure 4.2)
Then VC passes an AND gate together with an oscillation signal (VO
in Figure 4.2), the oscillation frequency of VO is subject to the droplet
contents as discussed in 3.3.2. The signal applied to one electrode in the
microfluidic chip (Vchip in Figure 4.2) is generated by the DMOS transistor
level shifter circuit. When VC is logic “1”, Vchip will be an oscillation signal
with an amplitude of Vddh; when VC is logic “0”, Vchip will be 0V. The
signal transformation flow is illustrated in Figure 4.2.
The motivation to set the Vchip signal to be an AC instead of a DC signal
when VC is logic “1” is that when VC set as a DC signal, it is more likely
that the insulating layer on the microfluidic chip between Teflon coating and
the electrodes will break down due to a continuous accumulation of electric
charges on that spot. This phenomena was discovered during experiments.
The control system is loaded by a 20pF capacitor and 500Ω resistor in
series. The resistor reflects the equivalent resistance along the wire con-
nected to the ITO glass top plate and resistance on the glass plate itself.
This figure is obtained by practical measurement. While the 20pF capacitor
represents the equivalent capacitance of the microfluidic chip. This figure is
provided by LIRMM.
Besides the transportation function, the sensing electrodes integrated
into the heterogeneous SoC can perform a runtime monitoring on the con-
tents of the droplets on the chip by doing e.g. a conductive measurement
for example. Indication of the reaction progress can thus be given. Presence
sensing of droplets is also possible by doing e.g. an oscillation based mea-
surement on the normal electrodes. The presence information can be used
for feedback control and optimized routing of droplets. Details about the
routing methods are covered in Chapter 5.
2The status library indicates the conditions of the microfluidic chip and masks the
defective units on it. This will be discussed in detail in chapter 9
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From a user control perspective, a digital microfluidic chip can be regarded
as a two-dimensional (2-D) electrode array. By coordinating droplets to the
right positions on the array, various biochemical applications can be realized
with droplets containing necessary reagents. Recent papers have related to
studies on this topic. For example, optimal routing algorithms for moving
the droplet from one point on the 2-D array to another point has been put
forward [16]. A computational approach to divide an electrode array on the
digital microfluidic chip into various functional blocks and configure them
in an optimal way is described by Griffith [17]. It has also been reported
that the polymerase chain reaction (PCR) can be performed on the digital
microfluidic chip by defining a set of basic microfluidic operations to control
numerous droplets in a proper order [18].
We focus ourselves on droplets control for the selected application being
peptide synthesis. Part of a complete industrial peptide synthesis protocol
has been provided by MultiSyntech (Appendix D) and we use this proto-
col as a bio-protocol library. This bio-protocol library is to be combined
with the “status library” as mentioned in section 4.3. The status library
provides the electrode array layout and takes into account the condition
of the digital microfluidic chip (whether defective units exist). With these
two libraries, proper control operations can be generated by a special com-
piler which translates the specific control requirements into droplet operation
commands. A small operating system (OS) running on an embedded system
translates these commands into parallel I/O pin activation signals. With the
control signals being “1” or “0”, the I/O pin output 3.3V or 0V signals. The
I/O pins are then connected to the electrodes in the microfluidic chip by a
high voltage driver circuit.
In this chapter, the routing algorithms of droplets is first discussed; basic
droplet operations linked to peptide synthesis application are stressed. For
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fast prototyping purpose, an embedded system is developed in first instance
on an Altera FPGA platform. System software design methodology is also
explained.
5.2 The Routing Problem on a 2-D array
When implemented into a heterogeneous SoC, the size of the digital microflu-
idic chip can grow in order to meet the requirements of the applications. For
larger scale peptide synthesis, an array with thousands of electrodes could
be necessary. Meanwhile, parallel reactions will take place on the same dig-
ital microfluidic chip which require the droplets containing proper reagents
be sent to the reaction zone in time. Hence the routing problem can be
summed up as coordinating the right droplets to the right positions along
an optimized path at the right time. In this section, we model the 2-D elec-
trode array in a computational way in the C programming language. Basic
droplet operations and timing issues are explored in the following sections.
We abstract the electrode array as a cell array with each cell representing
an electrode. Figure 5.1 depicts a 16×16 array of cells; each cell on the
array is identified with its X and Y coordinate. For example, a droplet
(blue) locates at cell (4,7)1. We use this 16×16 array as an example for the
following studies on the droplet routing algorithms. The C programming
language is used to implement the algorithms.
The following conventions are made before further discussion in case of a
term confusion. In this chapter’s context, a “cell” represents an abstract of
a physical electrode in the digital microfluidic chip. A “droplet cell” refers
to a cell with a droplet on it. An “array” stands for the collectivity of all the
“cell”s in the chip. An “array variable” is a term for the array data type in
the C programming language and an “element” represents a single variable
in the “array variable”.
An N×N array can be described as a 2-dimensional integer array variable
in the C language. For example, the array in Figure 5.1 can be described
by an integer array variable defined as:
int chip[16][16];
This array variable has 16×16=256 elements in it2. An element in the
array variable corresponds to a cell which has the same X and Y coordinate
as the element’s 2-D index. For instance, element “chip[4][7]” corresponds
to the cell with a droplet on it in Figure 5.1. Each element in the array
variable can be assigned a value to reflect the status of its corresponding
cell. The following assignments are used in our case:
1C(4,7) will be used as an abbreviation.
2The first element is chip[0][0] and the last element is chip[15][15].
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Figure 5.1: A 16×16 array of electrodes
• “0”: the cell is defective and it should not be used for any purposes.
• “1”: the cell is empty and defect-free; it can be used for droplet oper-
ations.
• “2”: a droplet locates on this cell.
• “3”: the cell is empty but it is in the “nearby region” (the yellow
region in Figure 5.1) of a droplet.
The “nearby region” of a droplet refers to the 8 cells around the droplet
cell. As a droplet size is usually a bit larger than a cell, it will merge with
another droplet which moves onto the droplet cell’s 8 surrounding cells. This
should be avoided unless a merging operation is expected. It is a rule that
droplet transportation operation should only be carried out on cells whose
corresponding elements have a value of “1”.
Other assignments for the elements can be added if necessary. Now a
computational method to describe the conditions of the cell array is ob-
tained. The defective cells and the droplet cells on the array are all clearly
labeled. With the droplets operation taking place on the array, the array
variable will be dynamically refreshed to make sure that it reflects the latest
condition of the cell array.
Some boundary conditions of the cell array are put forward before further
studies. In our previous experiments, the droplets were positioned onto
the microfluidic chip by manually operation with an injector. We have
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Figure 5.2: Getting droplets onto the microfluidic chip
also succeeded in getting a droplet onto the microfluidic chip by storing
some of the reagent solution in a particular zone on the chip and “cut” a
proper size droplet away from the solution by controlling the electrodes in
a proper way. However, the technique to “cut” a droplet of a desired size
still needs improvement and further research should address this problem.
In this chapter, it is assumed that the droplets of all necessary reagents can
be get onto the microfluidic chip by an “input” command and the droplets
all have the same volume. An example is depicted in Figure 5.2; the “input”
command gets four droplets onto edge positions of the digital microfluidic
chip.
5.3 Basic Droplet Operations
Several droplet operations are naturally identified from the peptide synthesis
flow in section 3.3.3. Droplet transportation is most often used to coordinate
a droplet to a designated position. Droplet merging, splitting and mixing
are necessary e.g. to combine an amino acid with the HBTU reagent for
activation. These operations will be analyzed in detail.
5.3.1 Data Structure of the Object of Droplet
From a programming point of view, a droplet can be regarded as an object
and there should be a data structure to hold its information. An example
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In this structure, the coordinate of the droplet’s original, destination
and current position are recorded. The contents of the droplet are included
too. For some time-limited operation, the maximum allowed time to finish
the operation is also specified3. The priority option shows the importance
of the droplet; this is useful when the paths of two droplets conflict with
each other. The droplet with a higher priority goes first. When a droplet
is generated onto the microfluidic chip, the relevant information will be
filled in its data structure so that the operation functions can coordinate its
movement correctly.
5.3.2 Droplet Routing
One reaction step in the bio-protocol library can be translated into one or
several droplet operations. Droplet transportation operation is the most
important one among all the operations. On a 2-D array, more than one
path is usually available for the droplet to be transported to a selected
destination. It is the goal of droplet routing to find out the optimum path.
We define an optimum path to be one of the shortest paths with the least
number of cells.
We begin the discussion on optimum routing with the example shown
in Figure 5.3. The blue ball represents the droplet to be routed and the
green cell is its destination. When all the cells on the array are available
for droplet transportation, the solution to the routing problem is obvious:
path a, b and c are of equal length; either one of them can be selected as an
optimum path. The yellow square zone is named as the “optimum zone”.
Another example is given in Figure 5.4. Different from the previous
example, the red zone in this figure represents the cells that cannot be used
for droplet transportation. Since the red zone is smaller than the “optimum
zone”, a similar method can still be used to generate an optimum routing
path for the droplet. A pseudo C program is given for computing the routing
path and activating the control electrodes4.
3The unit is milli-second
4it is assumed that end x > now x; end y > now y
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Figure 5.3: An example of a simple routing problem
While (droplet1.now_x < droplet1.end_x) || (droplet1.now_y <
droplet1.end_y) {
if chip[(droplet1.now_x+1)][droplet1.now_y] == 1 {
droplet1.now_x = droplet1.now_x +1;
turn on electrode((droplet1.now_x+1),droplet1.now_y); }
else if chip[droplet1.now_x][(droplet1.now_y+1)] == 1 {
droplet1.now_y = droplet1.now_y +1;
turn on electrode (droplet1.now_x,(droplet1.now_y+1));
}
Suppose the case that more than one droplet need to be manipulated,
and the “optimum zone” is fully occupied by cells that cannot be used for
droplet transportation as depicted in Figure 5.5. If it is required that the
two droplets should be transported at the same time, the above algorithm
is no longer sufficient. In this case, we need a more sophisticated algorithm
called the A* search algorithm to compute the routing of droplets[16]. In
computer science, A* is a graph search algorithm that finds a path from a
given initial node to a given goal node. It can help to determine routing path
for plural droplets transporting at the same time with different priority. A
matlab program is available to implement the A* search algorithm and it
can be ported to C language.
The disadvantage of the A* search algorithm is its exponentially growing
complexity when more droplets’ routing paths need to be computed. There-
fore, when there are plural droplets to be transported and none of them is
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Figure 5.4: An example of a routing problem with masked cells
urgent for a reaction, it is also an option to compute the routing path of the
first droplet and transport it and then deal with the second one and so on.
This way, the routing path of only one droplet needs to be computed at a
time so the computation load will be tremendously reduced.
5.3.3 Merging, Splitting and Mixing
Two droplets can be merged if they get too close to each other on the mi-
crofluidic chip. The merging operation is useful when we want to combine
two reagents. Since the volume of the merged droplet will increase to twice
of the unit volume, a splitting operation usually follows the merging oper-
ation to maintain a uniform droplet size. Then a mixing operation can be
performed on the two split droplets to make the reagents fully contact with
each other and enhance the reaction effect.
Figure 5.6 illustrates the process of these three operation. Red cells
means the electrodes there are activated. In a splitting process, two adja-
cent electrodes at both side of the droplet are turn on to ensure a successful
splitting. It should also be noted that in a mixing operation, the two adja-
cent electrodes are quickly turn on and off in turn. So the droplet actually
does a “shaking” action around its central position. This shaking effect will
make the reagent in the droplet well contact each other.
We have done experiments to successfully merge and split droplets on
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Figure 5.5: An example of two droplets to be routed
Figure 5.6: Merging, splitting and mixing of droplet
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the digital microfluidic chip.5
5.4 Hardware Development and Implementation
5.4.1 Platform Exploration and Development Flow
The Altera FPGA Development Board (Cyclone Edition) is used as a hard-
ware platform for developing the embedded systems. The development
board features a Cyclone EP1C20F400C7 device with 20,060 logic elements
(LEs) and 294 Kbits of on-chip memory. 8 Mbytes of flash memory, 1 Mbyte
of static RAM and 16 Mbytes of SDRAM are availble on board. Several
groups of I/O pins can be controlled and a JTAG connector can download
the FPGA configuration file and software codes into the memories on the
board.
The central part of the embedded system is a Nios II processor provided
by the Altera company as a soft IP (Intellectual Property). The Nios II pro-
cessor is a general-purpose RISC processor core adequate for the embedded
system design in this project. In the following part of this report, the term
“Nios II system” refers to a Nios II processor core, a set of on-chip periph-
erals, on-chip memory, and interfaces to off-chip memory, all implemented
on a single Altera chip[19].
The complete flow for creating a Nios II system and prototyping it on the
Altera FPGA board is shown in Figure 5.7. The software tools mentioned
in the flow include the SOPC (System On Programable Chip) builder, the
Quartus II software and the Nios II IDE (Integrated Development Envi-
ronment). After analyzing the system hardware requirements, the Nios II
processor core, memory, and other peripherals such as parallel I/Os can be
specified in the SOPC builder and it automatically generates the intercon-
nect logic to integrate the components in the hardware system. The output
design file from the SOPC builder can be imported to the Quartus II soft-
ware which then compiles the design file and synthesizes it with a technology
library (logic elements library in this case). Then the synthesized design can
be written to the FPGA device on the development board. Software devel-
opment task is performed in the Nios II IDE. The debugged software can
be compiled as an executable file and downloaded to the FPGA board. As
the software runs on the target board, a hardware/software co-verification
of the complete system can be performed.
5.4.2 Hardware Development
The hardware development begins with a system requirement analysis. The
standard Nios II processor core can run as fast as 50MHz when implemented
on the FPGA device, which is fast enough for computing the droplet routing
5See the enclosed video clips.
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Figure 5.7: Nios II system development flow[19]
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Figure 5.8: The hardware system diagram
algorithm and generating the control signals. 8MB on board flash memory
is sufficient for storing the program software and the relevant libraries (hun-
dreds of KB). Hardware timers are included in the system for accurate timing
management. In order to interface with the digital microfluidic chip, 16 I/O
pins are included into the system so that 32 electrodes can be controlled.
Figure 5.8 shows the block diagram of the hardware system.
The system is configured in the SOPC builder as shown in Figure 5.9.
For easy control and observation purpose, external button control, LED
and LCD functions are also included in the system. The I/O pins on the
development board are assigned to the general purpose parallel I/O signals in
the system block diagram (see Figure 5.10). When configuration is finished,
the system is then generated and ported to the Quartus II software with all
the I/O signals mapped on the FPGA device (see Figure 5.11).
When the design part of the system is finished and pin allocation is
done, the system is compiled and verified in the Quartus II software. A
timing analyzer makes sure the system to be synthesized has met the speed
requirement, i.e. the hardware design can operate faster than the system
oscillator frequency on the development board. Then the hardware design is
saved to a configuration file and this file can be programmed into the target
FPGA device. At this point, the Nios II system is successfully configured
and alive in the FPGA. Next step, the software program is to be downloaded
to the system’s memory for execution.
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Figure 5.9: SOPC functionality configuration
5.5 Hardware/Software Co-verification
The software of a simple example control system has been developed and
programmed into the memory of the Nios II system, see Figure 5.12a. The
source code of the software is available in Appendix C. The example system
controls an electrode array of the same pattern as the electrodes in the
microfluidic chip we have processed. Droplet transportation, merging and
splitting operations are carried out by the software. Figure 5.12b shows when
each electrode is turn on. The Y coordinate is the number of electrodes in
the yellow drawn pattern. X coordinate is the time consumed in the control
process. A red square represents an electrode being activated. Figure 5.12c
shows the output signals from the parallel I/O pins of the FPGA board.
The results were captured by an agilent oscilloscope. As show in the figure,
the same control patterns were generated by the digital control system as
we designed in Figure 5.12b.
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(a) Header J11 is allocated to droplet ctrl PIO
(b) Pins of Header J11 are mapped to the droplet ctrl signals
Figure 5.10: Pin mapping on the FPGA board
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Figure 5.11: Quartus II FPGA configuration environment
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(a) Hardware/software programmed on FPGA
(b) Expected output patterns from parallel I/Os
(c) 16 bits parallel I/Os output measurement results







The increasing integration density of VLSI (Very-Large-Scale-Integrated)
circuits and the low-power requirements of complex signal processing appli-
cations, force the continuous reduction of power supply voltage in modern
ICs (Integrated Circuit). While the low-voltage CMOS technologies imple-
menting these ICs are optimized for speed, minimum power consumption
and maximum integration density, they cannot meet the requirements of
system applications where high-voltage capabilities are needed. [20]
This assertion holds true for our application. In chapter 5, it was men-
tioned that the digital part of the system for controlling the movement of
droplets was implemented on an FPGA with the routing algorithms pro-
grammed in a Flash memory. Next step this system will be ported to an
SoC in NXP A-BCD3 technology1. The I/O interface voltage of the system
is 3.3V in case of FPGA implementation and 5V in case of SoC implemen-
tation. While it requires 40V∼120V voltage to drive the control electrodes
in the microfluidic chip, a driver interface has to be designed between the
digital control part and the microfluidic part.
6.2 Design Motivation
It is often preferable to perform the signal processing task, i.e. the droplets
routing algorithm computation in this research, at a low-voltage level (3.3V
or 5V). The resulting output signal can then be increased to a higher voltage
1Discussed in chapter 8
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Figure 6.1: SEM cross section of an A-BCD SOI wafer
level to control the electrodes in the microfluidic chip. Solving this problem
requires special actions both at the technology level and at the circuit design
level.
At the technology level, the NXP A-BCD3 (Advanced Bipolar-CMOS-
DMOS) technology is available for SoC implementation. The A-BCD3 is a
single poly, double metal technology based on Silicon On Insulator (SOI)
technique which provides a complete isolation of all the components on the
chip. The technology uses a 1.5 micron active silicon layer on top of a one
micron layer of Buried Oxide (BOX), see Figure 6.1.
The A-BCD3 technology provides a wide range of active and passive
devices, such as 5V CMOS and 12∼120V DMOSFETs(N-DMOS and P-
DMOS, See Figure 6.2). The 5V CMOS technology can be used to im-
plement conventional digital circuits such as the digital part of the control
system. The high-voltage DMOSFETs provide a convenient solution to the
technology requirement for high-voltage circuit design. Figure 6.3a shows
the DMOSFETs processed on a silicon wafer. The DMOSFETs were pack-
aged at MESA+ (see Figure 6.3b) and used as discrete components for a
prototyping circuit design.
At the circuit design level, using high-voltage devices and handling high
voltages on a chip require special attention. For the DMOSFET of the A-
BCD3 technology, the fact is that they are designed to sustain a high voltage
between its source and drain terminals while the gate-to-source voltage drop
is limited to much lower values. This characteristic demands a special circuit
component to switch the gate voltage of the DMOSFETs in a stable way.
Although the utilization of the DMOSFETs as the high-voltage device
can produce an output signal with a required amplitude, the cost is a lim-
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Figure 6.2: Overview of A-BCD3 devices parameters
(a) DMOSFETs on silicon
wafer
(b) Packaged DMOSFETs
Figure 6.3: DMOSFETs packaged at MESA+ based on NXP A-BCD3 tech-
nology
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Figure 6.4: Schematic of a high-voltage digital output interface
itation of the gate voltage swing. Consider the example schematic in Fig-
ure 6.4. A high-voltage complementary logic inverter is consisting of with
an N-DMOS and a P-DMOS transistor under a supply voltage of Vcc. This
configuration is similar to a CMOS inverter except for the gate connec-
tions. The gate of the N-DMOS transistor can be readily driven by the
low-voltage logic signal from a classic CMOS circuit. However, it is not so
straightforward to drive the P-DMOS transistor because the voltage swing
of Vdd(3.3V) is referenced from the high-voltage supply Vcc. This means the
gate of the P-DMOS needs to be controlled by a level shifted signal using
Vcc as logic “1” and (Vcc−Vdd) as logic “0”. Therefore, a level shifter circuit
as illustrated in the schematic becomes necessary and its design is treated
in section 6.4.
6.3 Design Specification
The specifications of the DMOS transistor high-voltage interface circuit to
be designed are:
Input signal: 3.3V digital signal(0V for logic “0”; 3.3V for logic
“1”).
Supply voltage: Vdd= 3.3V for conventional CMOS logic. Vcc
ranges from 40V to 120V2 for DMOS transistor level shifter
2The voltage amplitude is subject to the processing technology of the microfluidic chip
as well as the physical property of the reagent.
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circuit.
Operation frequency fon: 500Hz ∼ 10KHz.
Output signal when the microfluidic chip is loaded: signal
amplitude = Vcc, frequency = fon.
The propagation delay of the output signal is not specifically addressed
in the design specification because the operation frequency of the DMOS
interface circuit is quite low (<10KHz); this means a relatively long signal
period which allows a loose restriction on the rising and falling time of the
output signal. Experiments prove that a long rising and falling time does not
affect the droplet movement noticeably. Therefore no efforts on improving
the propagation delay of the output signal at the circuit design level have
been made.
6.4 Circuit Design and Simulation Results
OrCAD Capture 10.3 has been used for the circuit design and simulation of
the circuit. Models of discrete components such as DMOSFETs and CMOS
transistors are available in the NXP library.
A complete schematic of the DMOS high-voltage interface circuit is
shown in Figure 6.5. The circuit consists of three main stages: the in-
put buffer stage (the NAND gate), the level shifter stage and the DMOS
complementary logic output interface stage. The circuit is loaded by a 20pF
capacitor and 500Ω3 in series. The signal processing flow is the same as
shown in Figure 4.2.
The high-voltage level shifter consists of an N-DMOS transistor, a cur-
rent mirror structure and four PMOS transistors connected in a diode con-
figuration. Each of the PMOS transistors provides a voltage drop of about
0.8V when the N-DMOS “M8” is in the “on” state when VM8 gate=3.3V. So
Vshift is pulled to Vcc−4×0.8V ≈ Vcc − 3.3V (Vdd). When VM8 gate=0V,
“M8” is turned to the “off” state and Vshift is then pulled to almost Vcc.
Since the electrical parameters of discrete components may not be iden-
tical due to processing and packaging technique, a relative deviation of the
full swing around the theory value of Vshift may occur. In order to reduce
this deviation, the dependence of Vshift on the matching of electrical pa-
rameters between the P-type and N-type transistors should be eliminated.
This is achieved by using the current mirror structure consisting of “M20”,
“M21” and “M22”. The current mirror makes it possible that the voltage
level Vshift is dependent on the deviation of a single transistor type. This
is confirmed by simulation results shown as in Figure 6.6a. As can be seen,
the relation of VM8 gate and Vshift corresponds to the theoretical analysis.
3The motivation to use these values has been discussed in section 4.3.
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Figure 6.5: DMOS transistor high-voltage interface circuit schematic
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(a) DMOS transistor level shifter output signal simulation
(b) Circuit output with a microfluidic chip load (≈)20pF, 500Ω in series
Figure 6.6: DMOS transistor high-voltage interface circuit simulation results
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Figure 6.7: DMOS transistor high-voltage interface circuit prototype design
Simulation of the complete circuit is shown in Figure 6.6b. As expected,
a square wave oscillation signal with an amplitude of 80V (Vcc) is applied
to the load when the input logic from the digital part (in logic)is logic “1”.
6.5 Circuit Prototyping and Measurements
The prototype implementation of the DMOS transistor high-voltage inter-
face circuit is realized with discrete components (Figure 6.7). BSA0 NMOS
and ZVP2106A PMOS transistors have been used as low-voltage MOSFETs.
The DMOSFETs processed by NXP and packaged in the MESA+ cleanroom
(Figure 6.3b) and are used as high-voltage devices.
After its construction, the circuit has first been tested with 10KHz square
wave input signals from a signal generator and loaded with the real microflu-
idic chip. A transient measurement of the input and output signals of the
circuit was performed with an Agilent 54620 mixed-signal oscilloscope. The
measurement result is shown in Figure 6.8. It can be concluded that a sim-
ilar result of output signal is obtained from the prototype circuit as the one
we get from the simulation. The circuit works well as expected.
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7.1 The Experiment Setup
In the measurements of the previous chapter, the DMOS transistor high-
voltage interface circuit receives input signals from a function generator. In
the final integration phase, the output pin1 of the digital control system
implemented on the Altera FPGA board is connected to the input port of
the DMOS driver circuit. Thus the three discrete parts are finally connected.
See Figure 7.1 and Figure 7.2.
7.2 Measurements Results
The output patterns of the digital part of the system remain the same as in
section 5.5. For easier display, only eight ways of digital signals are measured
by the oscilloscope; the third one of them (“D2” in Figure 7.3a and 7.3b) is
connected to the DMOS driver circuit and the output of the driver circuit
is applied to an electrode in the microfluidic chip. A transient measurement
has been performed for 50 seconds (3 seconds for each group of pattern and
12 groups of patterns are generated) and the measurement result is shown
in Figure 7.3.
It can be seen when “D2” from the FPGA I/Os becomes a logic “1”
signal, the DMOS circuit is activated and at its output stage about 60V high-
voltage signal is applied on its load being the microfluidic chip. Figure 7.3b
shows a square wave signal in a nice shape. It can be concluded that the
integrated system works well as expected.
More tests on the integrated system are performed and the transporta-
tion, merging and splitting of the droplet has been accomplished. For the
1For the demonstration purpose, only one DMOS driver is implemented.
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Figure 7.1: The experiment setup
Figure 7.2: The system with all discrete components connected
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(a) FPGA and DMOS interface circuit output measurements
(b) Detail of FPGA and the DMOS interface circuit output measurement
zoomed in
Figure 7.3: Measurement results of system signals
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captured droplet movement, please refer to the enclosed video clips.
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Chapter 8
Porting the FPGA and
Discrete Component Design
to an SoC Implementation
It is feasible to implement the complete system discussed in the previous
chapters on a silicon wafer to make a heterogeneous SoC. In section 2.2, it
has already been mentioned that the microfluidic part of the heterogeneous
system can be implemented on an NXP standard CMOS wafer. Based on
the industrial automotive process of NXP (A-BCD3), the electronic half of
the system can also be realized. By using a pizza-topping technique, the
two parts can be merged on a single wafer.
8.1 Porting the FPGA Design to an SoC Imple-
mentation
In chapter 5 it was mentioned that the embedded control system was imple-
mented on an Altera FPGA board with the Nios II processor as a soft IP.
The benefit for using a commercial FPGA board and IPs is the short proto-
typing time and flexibility for system reconfiguration. Whereas in an ASIC
(Application Specific Integrated Circuit) design routine, the processing and
testing steps have to be gone through which is neither time not financially
efficient.
Since a heterogeneous SoC design is the ultimate goal of this project,
the discrete system has to be integrated in the final phase. However, the
problem of the Nios II processor is that it is not an open source IP; thus
cooperation with the Altera company is necessary to implement it on chip
and license and royalty charges have to be paid.
Taking into account its cost and inflexibility in processing, we have de-
cided to abandon the Nios II processor and to adopt the LEON3 processor
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Figure 8.1: System diagram of the LEON3 platform
instead. The LEON is a 32-bit SPARC compatible processor developed by
the European Space Agency (ESA). It is available freely with full source
code under LGPL (GNU Lesser General Public License)1 as ESA would
like to promote the SPARC architecture and enable development of system-
on-a-chip (SoC) devices using SPARC cores. It was initially designed and
implemented by Jiri Gaisler while at ESA and is now maintained under con-
tract by Gaisler Research (Sweden). The LEON processor version 3 has the
following interesting features :
• SPARC V8 compatible integer unit with 5-stage pipeline
• Hardware multiply, divide and MAC units
• Separate, direct-mapped instruction and data caches
• Full implementation of AMBA-2.0 AHB and APB on-chip buses
• On-chip peripherals such as UARTS, timers, interrupt controller and
16-bit I/O port
• Interfaces for Meiko floating-point unit and user-defined co-processor
Gaisler Research provides a complete framework for the development of
processor-based SoC designs. The framework is centered around the LEON
processor core and includes a number of peripheral IPs such as AMBA Bus
control unit and RAM controller and on-chip memories. All these IP cores
1GNU Lesser General Public License, more information at http://www.gnu.org/ li-
censes/lgpl.html.
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Figure 8.2: LEON2 (TSMC 0.25µm process, A-Star)
are included in a library called the GRLIB.[21] The AMBA-2.0 AHB/APB
bus serves as the common on-chip bus, due to its market dominance (ARM
processors) and because it is well documented and can be used for free
without license restrictions. Figure 8.1 shows the diagram of a LEON3
system designed with GRLIB for the heterogeneous SoC control.
The LEON3 processor based system can be simulated with mainstream
simulation tools such as ModelSim and can be synthesized with common
synthesis tools such as Synopsis Design Compiler because it is written in
a fully synthesizable style. A layout of the system can be generated after
synthesis with dedicated tools, for example, Silicon Ensemble. Then the
system can be actually implemented on chip. Figure 8.2 shows a layout of a
LEON2 processor implemented with Taiwan Semiconductor Manufacturing
Company (TSMC) 0.25 µm CMOS technology.
8.2 Porting the Microelectronics-fluidic Interface
to an SoC Implementation
The high-voltage interface circuit has been designed with discrete transistors
(CMOS and DMOS) which are all available in the NXP A-BCD3 technology.
Therefore, little porting work needs to be done to port this design to an SoC.
The circuit can be redrawn with Cadence tools using the NXP A-BCD3
library.
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8.3 Bridging the Microelectronic and Microfluidic
Part
In a heterogenous SoC implementation, the microelectronic part of the sys-
tem (the digital control system and the DMOS interface circuit) will first
be processed on a silicon wafer. In order to bridge the microelectronic part
and the microfluidic part, a new Back End Process (BEP) from the NXP
company has been developed by us and Rob Wolters of NXP Research. Our
BEP technique works as follows: first, the output ports of the DMOS driver
circuit will be connected to aluminum bondpads by metal vias and the bond-
pads will be positioned vertically beneath the center of locations where the
electrodes of the microfluidic chip will be arranged. The aluminum bond-
pads are surrounded by a scratch protection material, e.g. SiO2, as shown in
Figure 8.3a. Then nickel bumps will be deposited on the wafer surface and
they will remain only on the top of aluminium bondpads, see Figure 8.3b.
A Si3N4 layer will then be deposit on the surface of the wafer and a Chem-
ical/Macheical Polishing (CMP) process will follow to make the surface flat
and let the nickel bumps exposed (see Figure 8.3c). After the polishing pro-
cess, the control electrodes of the microfluidic chip can be deposited on top
of the nickel bumps and the other processing steps of the microfluidic chip
can follow. This way, the output ports of the DMOS driver circuit are elec-
trically connected to the control electrodes of the microfluidic chip. Thus
the microelectronic and microfluidic part are interconnected. Figure 8.3d
illustrates the the cross-section view of the complete heterogeneous SoC and
Figure 8.4 shows an example of the BEP technique used in SoC processing.
With the discussions in previous sections, we come to the conclusion that
the microelectronic part and the microfluidic part of the system can both be
implemented on silicon wafer and can be interconnected. This proves that
it is feasible to implement a heterogeneous microelectronic fluidic system on
a single die.
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(a) Bare Al bondpads connected with the microelectronic part
(b) Nickel bumps deposition
(c) Si3N4 deposition and the CMP process
(d) Complete heterogeneous SoC cross-section view
Figure 8.3: Interconnection part process flow
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9.1 The Importance of a Testable Design
A main advantage of the digital microfluidic chip compared with the analog
microfluidic devices is its high flexibility for reconfiguration. As micro-scale
channels are permanently fabricated into the analog microfluidic devices,
the whole device has to be abandoned if some channels are blocked or a
break down of the channel wall happens. Whereas a digital microfluidic
chip can still function even several defects appear in the chip. This benefit
is achieved by using software to mark the faulty units in the chip and reroute
the droplets in a proper path.
A precondition to reconfigure the digital microfluidic chip is an awareness
of the defects and the locations of the defective units in the chip. Therefore
a testable design becomes essential in our research. However, coexistence of
heterogeneous components calls for dedicated new method for testing and it
adds to the difficulty of testing the SoC. In this section, fault modelling for
a number of possible defects and on-line testing methods are first discussed.
Reconfiguration strategy of the digital microfluidic chip is also explored.
9.2 Fault Modelling and Simulation
Fault modeling and simulation of a heterogeneous SoC for biomedical appli-
cations is a new research topic in the testing field. Many testing challenges
occurred since many heterogeneous components are interconnected in the
same SoC[22]. Fabrication defects can appear in each stage of the SoC pro-
cessing. Before adding droplets onto it, the processed heterogeneous SoC
can already be electrically tested to examine whether some sorts of defects
exist. This testing strategy is quite useful because the user can already
have some ideas about the condition of the heterogeneous SoC without hav-
ing to add various reagents’ droplet into it which is a more complex and
time-consuming procedure.
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Figure 9.1: Fault modelling for electrode shoring and a broken line fault
A fault modeling example is illustrated in Figure 9.1. As introduced
in Chapter 8, the Ni bumps were used as the interconnection between the
microelectronic part and the microfluidic part. The metal vias, Al bondpads
and the Ni bumps can be modeled as resistors connected in series. The
control electrode and the conductive top plate form an equivalent capacitor
structure because in the middle of them is air as a dielectric layer. The
equivalent capacitor structure is connected with the resistors in series.
We assume a defect happens during processing. If one Ni bump does not
contact well with the electrode in the microfluidic chip, a broken line could
appear. This broken line can be modeled as a resistor with huge resistance,
e.g. 100MΩ. Whereas if the Ni bump contacts well with the upper electrode
and thus no broken line exists, the resistance along the resistors in series
will be much smaller, possibly rating around 50 Ωs only.
Now we use a “test enable” (see Figure 9.2) signal to put the DMOS cir-
cuit in the microelectronic part at a floating state. In this way an impedance
measurement can be carried out between the output point of the DMOS in-
terface circuit and the top plate as a ground electrode. The impedance value
can be expressed as:
Zserial = Rpar + 1/(j×2pif×Celec).
In a fault-free case, the value of Zimpedance will follow the curve of Ce1.
But in the defective case (broken line), with the applied signal frequency
“f” going higher, the impedance measurement result will almost remain the
same since Rpar has a huge resistance.
Another fault that could possibly happen is a shorting fault between two
adjacent electrodes. See Figure 9.1, if two electrodes are shorted with each
other by a conductive particle, the capacitance of the equivalent capacitor
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Figure 9.2: Fault simulation for electrode shoring and a broken line fault
will double because of a doubled plate area of the capacitor. In this case,
Ce2 will lead to a different Zimpedance when f goes higher from Ce1.
In conclusion, by doing an impedance measurement on an empty hetero-
geneous SoC, the “broken” and “shorting” defect can be found out.
9.3 On-line Testing and Reconfiguration
When the heterogeneous SoC is put into use, defects could also happen
during operation. Possible reasons could be, for instance, the insulating layer
above an electrode breaks down; this will immediately leads to a defective
electrode. If a control electrode becomes defective, it cannot help with the
droplet manipulations any more. Thus this electrode in defect should be
identified and labeled so that further droplet operations will not consider
using this electrode any more. In order to find out the abnormal electrode
while a reaction is going on in the microfluidic chip, we use the presence
sensing method.
Oscillation-based testing method has been used to test a DNA array
by measuring a capacitance change[23]. As discussed, the control electrode
and the top plate of the microfluidic chip can be modeled as a capacitor
structure. The capacitance of this capacitor varies when a droplet is present
or absent. This capacitance variation can be detected by the oscillation-
based test method. Therefore, we can detect whether or not a droplet is
present between a control electrode and the top plate by performing an
oscillations-based test, i.e. a presence sensing.
The flow of the on-line testing is carried out as following: a droplet needs
to move to an adjacent electrode e.g. electrode(x,y) on an N×M array. An
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array variable “chip[N][M]” describes the condition of this array as discussed
in Chapter 5. If chip[x][y]=1, it means electrode(x,y) is a defect-free one and
can be used for droplet operations. Then electrode(x,y) will be activated to
get the droplet onto it. The presence sensing follows the electrode activation
to confirm that the droplet has moved to electrode(x,y). If this is not the
case, i.e. the droplet cannot move to electrode(x,y), it means something
is wrong with electrode(x,y). Then the system software will write a “0”
(meaning defect) to chip[x][y] to update the array variable and a new routing
path for the droplet will be computed with electrode(x,y) excluded from the
path.
In this process, the presence sensing method served as an on-line testing
strategy and the array reconfiguration is realized by updating the array
variable. The faulty unit on the array can be detected and marked and a
reconfiguration of the array variable ensures further droplet operations will





Progresses have been made on the BioDrop project. Some digital microflu-
idic chips have been processed; a prototyping system has been designed and
implemented (digital control system and the DMOS high-voltage interface).
Parts of the droplet routing algorithm and electrode array reconfiguration
method have been programmed in the C programming language. Fault mod-
eling and testing strategies of the heterogeneous SoC have been put forward.
Suggestions on the next phase of this project: a hardware platform us-
ing LEON3 processor should be built and configured. The droplet routing
algorithm should be improved to efficiently handle many droplets moving in
the digital microfluidic chip. Integrating the presence sensing circuit from
LIRRM into the system. The method to get a droplet onto the chip should
be investigated and studies on the available porous materials for peptide

















B.1 Solid Phase Peptide Synthesis (SPPS)
The fundamental premise of the SPPS technique involves the incorporation
of N-a-amino acids into a peptide of any desired sequence with one end of the
sequence remaining attached to a solid support matrix. While the peptide
is being synthesized usually by stepwise methods, all soluble reagents can
be removed from the peptide-solid support matrix by filtration and washed
away at the end of each coupling step. After the desired sequence of amino
acids has been obtained, the peptide can be removed from the polymeric
support.
The general scheme for solid phase peptide synthesis is outlined in Figure
B.1. The solid support is a synthetic polymer that bears reactive groups
such as -OH. These groups are made so that they can react easily with the
carboxyl group of an N-a-protected amino acid, thereby covalently binding
it to the polymer. The amino protecting group (X) can then be removed and
a second N-a-protected amino acid can be coupled to the attached amino
acid. These steps are repeated until the desired sequence is obtained. At
the end of the synthesis, a different reagent is applied to cleave the bond
between the C-terminal amino acid and the polymer support; the peptide
then goes into solution and can be obtained from the solution.
B.2 Fmoc Strategy in SPPS
The crucial link in any polypeptide chain is the amide bond, which is formed
by the condensation of an amine group of one amino acid and a carboxyl
group of another. Generally, an amino acid consists of a central carbon atom
(called the a-carbon) that is attached to four other groups: a hydrogen, an
amino group, a carboxyl group, and a side chain group. The side chain
group, designated R, defines the different structures of amino acids. Certain
side chains contain functional groups that can interfere with the formation
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Figure B.1: SPPS flow
76
of the amide bond. Therefore, it is important to mask the functional groups
of the amino acid side chain.
The general flow Fmoc synthesis for SPPS is shown in Figure B.2. Ini-
tially, the first Fmoc amino acid is attached to an insoluble support resin via
an acid labile linker. Deprotection of Fmoc, is accomplished by treatment
of the amino acid with a base, usually piperidine. The second Fmoc amino
acid is coupled utilizing a pre-activated species or in situ activation. After
the desired peptide is synthesized, the resin bound peptide is deprotected
and detached from the solid support via TFA cleavage.
77





* File name: droplet_control.c
* Author: Xiao Zhang, TDT Group, EWI, University of Twente, the Netherlands
* Creation date: 11-06-2006
* Version: 1.0




/* A variable to hold the value of the button pio edge capture
register. */ volatile int edge_capture;
/* A "loop counter" variable. */ static alt_u8 count;
static void initial_message() {
printf("\n\n**************************\n");
printf("* Hello from Nios II! *\n");
printf("* Counting from 00 to ff *\n");
printf("**************************\n");
}
static void simple_control(void * arg);
/* static void count_led()
*
* Illuminate LEDs with the value of ’count’, if they
* exist in the system
*/
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static void count_led() { #ifdef LED_PIO_BASE
IOWR_ALTERA_AVALON_PIO_DATA(LED_PIO_BASE, count);
#endif }
/* DROPLET_CONTROL is a 16-bit PIO.
* out_port[0] to out_port[15] corresponds to
* pin3 to pin18 of Connector J11 on the FPGA board.
*/
static void droplet_ctrl(int n) { #ifdef DROPLET_CTRL_BASE
IOWR_ALTERA_AVALON_PIO_DATA(DROPLET_CTRL_BASE, n);
#endif }
/* LCD init part
*/
#ifdef LCD_DISPLAY_BASE static void lcd_init( FILE *lcd ) {
/* If the LCD Display exists, write a simple message on the first
line. */
fprintf(lcd, "%c%s The LCD display is ready...", ESC, ESC_TOP_LEFT);
} #endif
static void count_lcd( void* arg, int n ) { #ifdef LCD_DISPLAY_NAME
FILE *lcd = (FILE*) arg;
fprintf(lcd, "%c%s 0x%X\n", ESC, ESC_COL2_INDENT5, n);
#endif }
//The main program begins here
int main(void) { /* Declare variables used only in main() */ int n =
0; int wait_time = 1000000; //set the wait time on each blink here.
FILE * lcd;
#ifdef LCD_DISPLAY_NAME
lcd = fopen("/dev/lcd_display", "w");
lcd_init( lcd );
usleep(wait_time);
fprintf(lcd, "%c%s, %c%s", ESC, ESC_COL2_INDENT5, ESC, ESC_CLEAR); //Clear LCD
#endif
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/* Initial message to output. */ initial_message();
simple_control(lcd);
count = 0;
while (n < 100) {
usleep(wait_time); /* Sleep for 1s. */
count_led();







static void simple_control(void * arg) {
int seq = 0;
int wait_time = 3500000; //set the wait time on each run here.
int pattern[14] = {0, 0x0802, 0x0404, 0x0208, 0x0110, 0x00A0, 0x0040,
0x00A0, 0x0110, 0x0208, 0x0404, 0x0802, 0x1001, 0};
while (seq < 15)
{
usleep(wait_time); /* pause for wait_time. */
droplet_ctrl(pattern[seq]);
printf("Now controling %X.\n", pattern[seq]);














REACTION-React 03 min;Vorte 15 s;Break;1 min
Reaction time: 0 h 03 min 00 s
Vortex time : 0 min 15 s
Break time : 1 min
EMPTY-1; 20s







REACTION-React 10 min;Vorte 15 s;Break;2 min
Reaction time: 0 h 10 min 00 s
Vortex time : 0 min 15 s
Break time : 2 min
EMPTY-1; 20s






REACTION-React 00 min 30 s;Verte 10 s;Break;1 min
Reaction time: 0 h 00 min 30 s
Vortex time : 0 min 10 s
Break time : 1 min
EMPTY-1; 20s
Empty 1 for 0 min 20 s
HBTU-Coupling









REACTION-React 50 min;Vorte 15 s;Break;5 min
Reaction time: 0 h 50 min 30 s
Vortex time : 0 min 15 s
Break time : 5 min
EMPTY-1; 20s





REACTION-React 00 min 30 s;Verte 10 s;Break;1 min
Reaction time: 0 h 00 min 30 s
Vortex time : 0 min 10 s
Break time : 1 min
EMPTY-1; 20s





REACTION-React 03 min;Vorte 15 s;Break;1 min
Reaction time: 0 h 03 min 00 s
Vortex time : 0 min 15 s
Break time : 1 min
EMPTY-1; 20s








REACTION-React 10 min;Vorte 15 s;Break;2 min
Reaction time: 0 h 10 min 00 s
Vortex time : 0 min 15 s
Break time : 2 min
EMPTY-1; 20s





REACTION-React 00 min 30 s;Verte 10 s;Break;1 min
Reaction time: 0 h 00 min 30 s
Vortex time : 0 min 10 s
Break time : 1 min
EMPTY-1; 20s
Empty 1 for 0 min 20 s
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